

#### **Conference Vision**

Global collaboration among professionals engaged in the multi-disciplinary fields of advanced IC design, device design, design tools/technology and process technology development enables accelerated product time-to-market, particularly for high-performance products which incorporate advanced management of power, leakage, device degradation and yield.

#### **Conference overview**

ICICDT provides a forum for engineers, researchers, scientists, professors and students to explore the interactions of design and process technology on product/IC development & manufacturing. The unique workshop style of the conference and the unusual opportunity for technologists and product designers to interact enables the exchange of breakthrough ideas and creative collaboration. Two days of technical presentations and workshops will be preceded by a one-day tutorial program of value to both the expert and the beginner.

Close collaboration amongst professionals in the multi-disciplinary technical fields design/device/process accelerates the implementation of new designs and new technologies into manufacturing. The separation of system/IC design and manufacturing in the semiconductor industry - leading to the emergence of specialized fabless design houses, wafer foundries, design automation tool/software companies, and semiconductor processing tool suppliers - creates a need for collaboration among individuals with technical skills across these multiple fields. Further, advanced IC technology can no longer offer the same level of control as

earlier over many parameters that have a direct adverse impact on circuit behavior. New IC designs also push the limit of technology, and in some cases, require specific fine-tuning of certain process modules in manufacturing.

Thus the communities of design and technology are increasingly intertwined. The issues which require close interaction and collaboration for trade-off and optimization across the design/device/process fields are addressed in this conference. Hence, this conference is organized in a session format with 82 invited and contributed talks, to provide opportunities for a direct interaction among the attendees and presenters, to participate in discussions across multiple disciplines of design/device/process issues during the two days of 14 plenary & workshop sessions. Each session is organized with short oral presentations followed by a one-hour workshop to facilitate interactive discussion of questions & answers. In addition, on the first day, eight in-depth tutorial courses have been organized.

#### Who Should Attend?

This conference is intended for IC design, circuit, device, process, integration, and reliability engineers and managers working to accelerate the product time-to-market through the implementation of new designs and new technologies into manufacturing, including the design and development of advanced devices and materials, and IC and device reliability.

#### **Conference Venue**

The venue for the 2008 Conference is Minatec at Grenoble, France.



June 2 – 4, Minatec, Grenoble, France ; http://www.ICICDT.org

# **Organizing Committee**

General chair
Conference chair
Executive committee chair
Local Arrangement chair
Publication chair
Publicity chair
Tutorials
Treasurer
Secretary

Tanay Karnik Amara Amara Thuy Dao Marc Belleville Thomas Ea Ingo Aller Ali Keshavarzi Christine Nora Jean-Luc Leray

### **Sub-Committee Chairs**

Advanced Memory Devices	Jan Ackaert Susumu Shuto
CAD	Ruchir Puri
DFM/DFT/DFR/DFY	Jason Stinson Keith Bowman
Low Power	Toshinari Takayanagi Geoffrey Yeap
SoC/MPSoC/SIP, IC & Platform Design and Process	Aurangzeb Khan Dac Pham
System Level Technology Assessment	Phillip Christie
Soft Error Rate	Giorgio Cellere
NBTI & High K Gate Reliability	Koji Eriguchi
Advanced Materials	Chadwin Young
Advanced Transistor Structure, Architecture & Process	Dong-Won Kim Arnaud Pouydebasque
RF & Analog, Mixed signal	Didier Belot
Emerging Technology	Simon Deleonibus

June 2 – 4, Minatec, Grenoble, France ; http://www.ICICDT.org

### **Committee Members**

- Ackaert Jan, ON Semiconductor, Belgium
- Alba Simone, STMicroelectronics, Italy
- Aller Ingo, IBM Entwicklung GmbH, Germany
- Amara Amara, ISEP, France
- Aum Paul, Spider Systems, USA
- Belleville Marc, LETI, France, France
- Belot Didier, STMicroelectronics, France
- Ben Ammar Lotfi, Atmel, France
- Bowman Keith A, Intel, USA
- Cantarelli Danielle, STMicroelectronics, Italy
- Cellere Giorgio, Univ. Padova, Dep. of Information Engineering, Italy
- Cheng Shui-Ming, Taiwan Semiconductor Manufacturing Company Ltd, Taiwan R.O.C
- Cheung Kin P. (Charles), Semiconductor Electronics Division, National Institute of Standard & Technology, USA
- Christie Phillip, NXP Semiconductors, Belgium
- Dao Thuy, Freescale Semiconductor, USA
- Deleonibus Simon, LETI, France
- Duarte David, Intel, USA
- ➢ Ea Thomas, ISEP, France
- Engelhardt Manfred, Qimonda, Germany
- Eriguchi Koji, Kyoto University, Japan
- Arora Himanshu, Marvell Semiconductor, USA
- Hiramoto Toshiro, University of Tokyo, Japan
- ➢ Hook Terrence, IBM, USA
- ➢ Ibe Eishi, Hitachi, Japan
- Inoue Atsuki, Fujitsu Laboratories Ltd, Japan
- Itoh Kiyoo, Hitachi Central Research Laboratory, Japan
- Karnik Tanay, Intel, USA
- Ker Morris, National Chiao-Tung University, Dept. of Electronics Engineering, TAIWAN
- Keshavarzi Ali, Intel,USA

- Khan Aurangzeb, Cadence Design Systems Inc., USA
- ➢ Kim Chris, University of Minnesota, USA
- Kim Dong-Won, Semiconductor R&D Center Samsung Electronics, Korea
- Leray Jean-Luc, CEA-Saclay and IEEE France Section, France
- Lombardo Salvatore, CNR-IMM Institute for Microelectronics and Microsystems (IMM) of the National Research Council (CNR), Italy
- Majhi Prashant, Sematech, USA
- Massengill Lloyd, Vanderbilt University, USA
- Mise Nobuyuki, Hitachi, Japan
- Mitani Yuichiro, Toshiba Corporation, Japan
- Nguyen Bich-Yen, SOITEC-USA, USA
- Pan David, University of Texas at Austin, USA
- Park Donggun, R&D Center, Samsung Electronics, Korea
- Pham Dac, Freescale Semiconductor, USA
- > Pouydebasque Arnaud, CEA LETI, France
- Puri Ruchir, IBM, USA
- Robertson John, Cambridge University, United Kingdom
- Kanj Rouwaida, IBM Austin Research Labs, USA
- Royannez Philippe, TI, France
- Sakurai Takayasu, University of Tokyo, Japan
- Samukawa Seiji, Tohoku University, Japan
- Scarpa Andrea, NXP Semiconductors, The Netherlands
- Shuto Susumu, Toshiba, Japan
- Stinson Jason, Intel, USA
- Sumita Masaya, Panasonic-Matsushita Electric Industrial Co.LTD, Japan
- Takayanagi Toshinari, P. A. Semi, USA
- Van den Bosch Geert, IMEC, Belgium
- Yeap Geoffrey, Qualcomm, USA
- Young Chadwin, Sematech, USA
- Zhang Ming, Intel, USA

June 2 – 4, Minatec, Grenoble, France ; http://www.ICICDT.org

#### ICICDT Tutorials Tutorial Chair: Ali Keshavarzi, Intel, USA

June 2, 2008		
Tutorial A	Future Technologies and Devices	
8:30 a.m 9:00 a.m	<b>Registration</b> <b>CMOS Device Scaling for 45nm</b> <b>Node and Beyond</b> Tahir Ghani, Intel Corporation, USA	
10:30 a.m	Coffee Break	
10:45 a.m	Low-Voltage Scaling Limitations of Nano-Scale CMOS LSIs Kiyoo Itoh, Hitachi, Japan	
12:15 p.m	Lunch	
2:00 p.m	Spintronics – is it the electronics of the future? Stu Wolf, The University of Virginia, USA	
3:30 p.m	Coffee Break	
3:45 p.m	Towards Bottom-up Nanoelectronics? Jean-Philippe Bourgoin, CEA- LEM. France	
5:15 p.m	Adjourn	

# CMOS Device Scaling for 45nm Node and Beyond

In this tutorial I will describe the barriers to scaling conventional transistors and follow this discussion by presenting various innovations which circumvent these barriers. I will discuss how innovations such as uniaxially-strained silicon and "HiK+Metal Gate" technologies have enabled dramatic performance enhancement for the recent CMOS nodes and describe specific challenges which had to be overcome to expedite their implementation mainstream into CMOS manufacturing. I will also discuss the role of increasing power density, device variability and transistor parasites in limiting future CMOS transistor scaling and show how innovations such Muti-Gate structure and high mobility as alternative channel materials have the potential to successfully address upcoming scaling challenges in a power-limited era.

**Tahir Ghani** is an Intel Fellow and Director of Transistor Technology and Integration at Intel Corporation. Since joining Intel in 1994, he has led the teams responsible for developing some of the most significant changes in semiconductor industry and implementing them into mainstream CMOS manufacturing. Tahir co-led the team responsible for developing industry-first HiK Metal Gate CMOS technology for Intel's 45nm technology node. He also led the team responsible for developing industry-first strained Silicon CMOS technology for Intel's 90nm technology node. He is currently leading transistor technology development for 22nm CMOS logic node. Tahir received his PhD in Electrical Engineering from Stanford University. He has received Intel's highest technical award (Intel Achievement Award) twice for his work on transistor development.

#### Low-Voltage Scaling Limitations of Nano-Scale CMOS LSIs

In this tutorial, low-voltage scaling limitations of nano-scale CMOS LSIs are described, focusing on specific circuit blocks such as logic gates, SRAM cells, and DRAM sense amplifiers.

First, a new evaluation methodology of the minimum V<sub>DD</sub> (V<sub>min</sub>) of LSIs, based on tolerable speed variations, is proposed and the low-voltage limitations of each block are then compared by using the methodology. It turns out that V<sub>min</sub> strongly depends on the ever-larger  $V_T$  variation and rapidly increases with device scaling. In addition, the 6-T SRAM cell gives the low-voltage limitation of LSIs with the highest  $V_{min}$ . Second, possible solutions to drastically reduce V<sub>min</sub> are presented and evaluated. They are repair techniques, new MOSFETs (e.g., metal-gate bulk and metal-gate FD-SOI), and low- $V_T$  dynamic circuits. It is also shown that the V<sub>min</sub> of the twin-DRAM cell combined with the full-V<sub>DD</sub> sensing gives the lowest  $V_{\text{min}}$ , implying that it will attract more attention for low-voltage low-cost LSIs. After that, future prospects are given.

Kiyoo Itoh is currently a Hitachi Fellow. He was a Visiting MacKay Lecturer at U.C. Berkeley in 1994, a Visiting Professor at the University of Waterloo in 1995, and a Consulting Professor at Stanford University in 2000-2001. He was a Member of the IEEE Fellow Committee from 1999 to 2002, and an elected AdCom Member of IEEE Solid-State Circuits Society from 2001 to 2003. He is a Distinguished Lecturer of the IEEE Solid-state Circuits Society. Since 1972 he has led lowpower/low-voltage RAM circuits at Hitachi Ltd: He was the lead designer of the first prototype for eight generations of Hitachi DRAMs ranging from 4 Kbits to 64 Mbits. In the course of the developments he invented in 1974 the concept of folded data-line (i.e., bit-line) arrangement, which uses a pair of balanced data lines to eliminate various noise components, and presented the

June 2 – 4, Minatec, Grenoble, France ; http://www.ICICDT.org

architecture for a 64-Kbit DRAM at the 1980 ISSCC. Since that time, this architecture has been adopted for nearly all DRAM chips since produced. He went on to develop high-density DRAM devices, and low-power/low-voltage DRAM circuits and array architectures. They are triple-well substrate, advanced three-dimensional capacitors, pipe-lined DRAMs, on-chip substratebias generators, half-VDD sensing, on-chip voltage-down converters enabling the aging (burnin) stress test, PMOS word driver, the so-called CMOS direct sensing, multi-divided data-lines, transposed data-lines, low-voltage charge pump, and stress-voltage tolerated I/O circuits. Many of them have been de-facto standards. In addition, as early as 1988, as a pioneer, he initiated circuit inventions and developments to reduce subthreshold current of MOSFETs even for the active mode, which is highlighted today in lowvoltage CMOS LSI designs. Typical examples of the reduction circuits are multi-threshold (VT) CMOS logic, various gate-source (self and offset) back-biasing schemes, multi-divided power line schemes, and power switches that we take for granted today. His current interest is in adaptive circuits to cope with variability in the nano-scale LSI era. He holds over 430 patents in Japan and US. He authored four books and three book chapters on memory designs, and contributed over 130 technical papers and presentations, many of them invited, in IEEE journals and conference proceedings. Dr. Itoh has won many honors. They include the IEEE Paul Rappaport Award in 1984, the Best Paper Award of ESSCIRC90, the 1993 IEEE Solid-State Circuits Award, and the 2006 IEEE Jun-ichi Nishizawa Medal. He is an IEEE Fellow. In Japan, his awards include the National Medal of Honor with Purple Ribbon from the Japanese Emperor in 2000.

# Spintronics – is it the electronics of the future?

In this tutorial I will cover the basic concepts of spin dependent transport including Giant Magneto-Resistance (GMR) and Spin Dependent Tunneling (SDT). I will describe the development of the first Magnetic Random Access memory Chip by Motorola/Freescale. I will describe the limitations of this technology and then describe the discovery and state of the art of Spin Torque Transfer Switching that offers a potential solution to the problem of scaling MRAM to the 45nm and 32nm lithographic nodes. Finally I will discuss the application of spintronics to logic devices including description of various concepts for spin transistors, spin wave devices and spin exchange switches which have the potential for very low power dissipation and high speed.

Stu Wolf is currently the Director of the

University of Virginia Institute for Nanoscale and Quantum Scientific and Technological Advanced Research (nanoSTAR) and also serves as a professor in the Materials Science and Engineering Department as well as the Physics Department. Stu Wolf was previously a Program Manager at DARPA and a Senior Scientist at the Naval Research Laboratory. At DARPA he conceived and initiated several projects on functional materials that pushed the frontiers of materials science for electronics and he both started the Spintronics program (and invented the word "spintronics") to develop Magnetic Random Access Memory (MRAM). At the University of Virginia he is continuing to push the frontiers in spintronics and quantum information science. His group will be utilizing the spin degree of freedom in novel heterostructures using spin torque to manipulate the magnetism in nanomagnetic structures. He also will be developing a new spintronic logic based on controlling the exchange in magnetic quantum dots. He has an AB from Columbia College (64) and an MS (66) and PhD (69) from Rutgers University. He was a Research Associate at Case Western Reserve University (70-73) and a Visiting Scholar at UCLA (81-82). He is a Fellow of the APS (84), and was a Divisional Councilor for the Condensed Matter Division (90-91) and for the Forum on Industrial and Applied Physics. He has authored or co-authored two books over 300 articles and has edited numerous conference proceedings.

#### **Towards Bottom-up Nanoelectronics?**

In this tutorial, I will first discuss the framework of the nanoelectronics evolution that call for introduction of both evolutionary and disrupting technologies. I will consider in particular the attempts made to develop bottom-up electronics within that framework. I will then present the key (nanotubes, objects nanowires, molecules. quantum dots, bio-objects) and concepts (self and directed assembly) of the bottom-up nanofabrication approaches. Examples of devices, functions and circuits realized using such objects and concepts will then be presented and discussed. Finally, I will outline the main roadblocks towards large scale application of bottom-up concepts. Bio Jean-Philippe Bourgoin ...

Tutorial B	Future Circuits and Design Challenges
8:30 a.m 9:00 a.m	<b>Registration</b> <b>CMOS Proximity</b> <b>Communications for 3D System</b> <b>Integration</b> Tadahiro Kuroda, Keio University,

June 2 – 4, Minatec, Grenoble, France ; http://www.ICICDT.org

	Japan
10:30 a.m	Coffee Break
10:45 a.m	Assessment of New Process
	Technologies at the System Level
	Phillip Christie, NXP
	Semiconductors, Belgium
12:15 p.m	Lunch
2:00 p.m	<b>Read-out and Sense Circuit for</b>
	<b>Bio Chips and Label-less DNA</b>
	Detection
	Daniela De Venuto, Politecnico Di
	Bari, Italy
3:30 p.m	Coffee Break
3:45 p.m	<b>Technology Impacts on Future</b>
	Memory Circuits
	Dinesh Somasekhar or Ali
	Keshavarzi, Intel Corporation,
	USA
5:15 p.m	Adjourn

# CMOS Proximity Communications for 3D System Integration

Scaling of CMOS integrated circuits is becoming difficult due to increase in power dissipation and device variations. Two future directions in IC technology are in prospect; "More Moore" by the conventional device scaling and "More than Moore" by System-in-Package (SiP). This lecture will present some of the recent research achievements on 3D system integration by SiP. Especially focus will be placed on CMOS proximity inter-chip communications. Capacitive and inductive coupling I/Os are emerging noncontact parallel links for chips that are stacked in a package. They are implemented by digital circuits in a standard CMOS. No new wafer process or mechanical process is required, and hence inexpensive. Since there is no pad exposed for contact, ESD protection structure can be removed. Chips under difference supply voltages can be directly connected, because they provide with an AC-coupling interface. In the lecture, fundamental differences between the inductive coupling and the capacitive coupling will be discussed. Advantages of the inductive coupling over Through-Silicon-Vias and micro-bumps will then be referred to. Circuit techniques to raise aggregated data rate to 1Tb/s, perform burst data transmission at 11Gb/s/channel, lower energy dissipation to 0.1pJ/b, and extend communication ranges over 1mm will be presented. Lastly, future challenges and opportunities such as a 3D scaling scenario will be described.

**Tadahiro Kuroda** received the Ph.D. degree in EE from the University of Tokyo. From 1982 to 2000 he was with Toshiba Corporation, where he designed CMOS/BiCMOS/ECL SRAMs, ASICs, ASSPs. From 1988 to 1990, he was a Visiting

Scholar with the University of California, Berkeley, where he conducted research in the field of VLSI CAD. He invented a Variable Thresholdvoltage CMOS technology and a Variable Supplyvoltage scheme in 1996. In 2000, he moved to the Keio University, and he has been a professor since 2002. He is a Visiting MacKay Professor at the University of California, Berkeley. His research interests include low-power, high-speed CMOS design for wireless and wireline communications, human computer interactions, and ubiquitous electronics. He has published more than 200 technical publications including 50 invited papers and 18 books/chapters, and filed more than 100 patents. He served as a conference/TPC chair/member of IEEE conferences such as Symp. on VLSI Circuits, CICC, A-SSCC, DAC, ASP-DAC, ICCAD, ISLPED. He is an IEEE Fellow, an elected AdCom member for the IEEE Solid-State Circuits Society and an IEEE SSCS Distinguished Lecturer.

# Assessment of New Process Technologies at the System Level

As ever more complex System-on-Chip designs are attempted and devices display increasingly non-ideal behavior, the sequence of "abstraction walls" separating design from technology must continually be reinforced. This has resulted in such complex design flows that it has become impractical to perform meaningful experiments at the interface between design and technology. In this tutorial, we present several options for simplified design flows, specifically targeted for rapid system-level technology evaluation. The tutorial will begin with a review of traditional metrics for device technology evaluation (intrinsic gate delay, ring oscillator performance) and an assessment of their strengths and weaknesses. Next, an open-source MATLAB-based toolbox called PSYCHIC (Parametric SYstem-level CHaracterization of Integrated Circuits) for rapid system level technology pathfinding will be introduced. The toolbox is designed on the assumption that it is impossible to create a single, stand-alone program to suit all technology assessments needs. Instead, the approach is to create a set of basic modelling functions (timing, routing, power analysis) and for the user of the toolbox to write their own scripts within the Matlab programming environment. Finally, a more sophisticated flow based on rapid standard cell library generation/characterization software will be discussed and examples from assessment exercises at the 32nm node on large IP blocks will be presented.

**Phillip Christie** received his Ph.D. in molecular electronics from the University of Durham, UK, in 1985. After a post-doctoral appointment, he joined

June 2 – 4, Minatec, Grenoble, France ; http://www.ICICDT.org

the faculty of the Electrical and Computer Engineering Department at the University of Delaware in 1986, where he developed a research group focussed on design, modelling and metrology of electronic and optical interconnectlimited computer systems. Following a sabbatical years at the University of Southampton in 1997 and Philips Research in 2000, he accepted a position at Philips Research in Leuven, Belgium in 2002, which became NXP Semiconductors in 2006 with the spin-off of Philip's semiconductor division. He currently holds the position of senior principal scientist in the process technology sector, with responsibilities for ultra-low power CMOS development, design-technology integration, and strategic planning.

# Read-out and Sense Circuit for Bio Chips and Label-less DNA Detection

Continuing technological improvements are opening new areas of application in micro- and nano-electronics and photonics. Micro- and nanosensor systems include on the same die or in the packaging also the post-processing same electronics for a wide range of applications. Many systems are accommodated in remote or noisy locations, e.g. industrial process control. automotive systems, space aircrafts, as well as in biomedical, particle physics and electrochemical systems. The environmental conditions may be very harsh reducing the overall lifetime due to fast ageing, thus determining the performance degradation. Post-processing may also degrade the performance of the sensor system.

Although significant advances have been reported over the last two decades, many problems are still unsolved. Modeling, design procedures and fabrication techniques are open for research, while industrial interest is aiming to satisfying technological, costing and manufacturing requirements. The aim of the tutorial is to provide examples of applications in the area of sensors and sensor interfaces on the base of experience done in the field of high energy physics measurements, power measurements, biomedical domestic applications.

**Daniela De Venuto** graduated in Electronic Engineering at the Politecnico di Bari, Italy, in 1989 where she received the PhD degree in 1992. In 1993 Dr. De Venuto took a post-doctoral position at the Politecnico di Bari and since 1993 she is member of (National Institute of Nuclear Physics) INFN working on silicon drift detector design (DSI Project) and in design and test of radiation hardened analogue front-ends for pixeldetector (ALICE project) developing part of research activity at CERN, Geneva, Switzerland. She became assistant professor in 1994 at the University of Lecce, Italy and then in Bari in 1999. In 2000 Dr. De Venuto was on sabbatical leave working at the Laboratoire d'Electronique Generale of the Ecole Fédéral de Lausanne (EPFL), Switzerland. During this stay she worked in the area of Hall sensor interface design in FD SOI technology. Since 2002 she is Visiting Scholar at the University of Washington, Seattle (USA) and Visiting Professor at the Lancaster University (UK). Since 2003 she is Associate Professor at the Politecnico di Bari teaching courses in Analog Electronics and Design of Integrated Circuits and System. Prof. De Venuto is co-author of more than 100 papers on major international Journals and conference Proceedings and of a patent on fully digital technique to test Sigma-Delta ADC in collaboration with the Politecnico di Torino. Her research interests include the design and test of analogue ICs, design for testability for analogue and mixed-signal circuits as well as characterisation of sensors.

#### Technology Impacts on Future Memory Circuits

Technology scaling has enabled high performance ICs that require large on-die caches with the trend pointing to even larger cache sizes to meet serverclass workloads. Furthermore, Multi-core systems have exacerbated the problem of providing adequate memory bandwidth to the cores. As silicon technology continues to scale, the possibility of fabricating dense memories operating at low supply voltages with minimal process cost impact is of great interest. Meanwhile the increased parameter variations are posing great challenges in today's SRAM cache memory design limiting its operation at low supply voltage. This tutorial explores the impacts and interactions of technology with memory circuits.

Ali Keshavarzi is a senior research scientist at Intel Corporation's Circuit Research Laboratories (CRL) at Portland, Oregon. He is currently working on circuits and systems with various nanotechnology devices including high mobility materials such as Carbon Nanotubes. Ali is also interested in emerging dense memory circuits and technologies. Ali has also worked and is interested in research and development in the area of lowpower/high-performance circuit techniques and transistor device structures for future generations of microprocessors. Ali received his Ph.D. degree in electrical engineering from Purdue University, West Lafayette, Indiana. He has published more than 45 papers and has more than 35 issued patents and more than 15 pending patents. Ali has received the best paper award at 1997 IEEE International Test Conference at Washington, D.C. on testing solutions of intrinsically leaky integrated circuits. Ali is a member of the ISLPED (International Symposium on Low Power Electronics and

June 2 – 4, Minatec, Grenoble, France ; http://www.ICICDT.org

Design) technical program committee. Ali has been leading the technology and circuits technical committee of ISLPED and is the chair of the technical program committee of ISLPED for 2007. Ali is an adjunct faculty at Purdue University and also teaches at Portland State University. He has co-advised Ph.D. students at Purdue University, University of Washington, University of Arizona and University of Waterloo.

June 2 – 4, Minatec, Grenoble, France ; http://www.ICICDT.org

### Keynotes

A Futur View of SoC in the Post 45nm era Dr Uming Ko, TI Senior Fellow, USA

#### Abstract

While the semiconductor industry has delivered tremendous advancements over the years, the 45nm process node era is still in its infancy with only <20% of the market actually utilizing this process node by 2010. There are still many, many more benefits to be realized from 45nm technology. Over the last two decades of semiconductor process technology advancements, the electronics industry continuous improvements has enjoyed in performance, reduction in power and reduction in die size. And, these trends are expected to continue into the future as the industry moves into 45nm and beyond.

Dr. Uming Ko, Senior Fellow and Director of Wireless Chip Technology Center from Texas Instrument's will talk about the future trends expected in the post 45nm era of process technology, continued improvements in performance, power and size. He will also assess the characteristics of different end products such as wireless handsets, advanced imaging and surveillance and medical electronics, to determine which semiconductor products and markets might be good candidates for driving advanced process nodes. Advanced process nodes beyond 45nm will continue to deliver the types of advancements we've experienced historically; however going forward there is an increasing need to assess which products make sense for advanced nodes regardless of what is technically feasible. Dr. Ko will evaluate SoC trends going forward and will discuss the broader, market-based considerations for technology decisions in the post 45nm era.

Synergy between design and process: a key factor in the evolving microelectronic landscape. Michel Brillouët, CEA-LETI Deputy Manager, France

#### Abstract

In scaling down the dimensions of the transistors in integrated circuits, major issues need to be solved. As we approach the resolution limit of the lithographic tool, extensive modifications of the patterns need to be performed on the mask in order to match the expected features on the circuit. More and more trade-offs need to be addressed in designing complex circuits like power consumption, variability, error rate, etc.: a better interplay between the technology constraints and the design complexity has to be developed. Moving to non conventional CMOS (e.g. FinFET) induces specific issues to be dealt with through the design style. On the far end of this spectrum emerging research devices and architectures, as they are called in the ITRS roadmap, may need 'out-of-the box' thinking in the way complex systems and applications will be integrated.

Besides the pure scaling for performance enhancement one observe a diversification of the devices and functions to be integrated in a circuit or in a package: this major trend called 'More-than-Moore' calls also for new design methods.

Finally the microelectronics industry itself experiences a major restructuring, especially with the emergence of the foundry model. How the technical and economical factors could interact in the future will be discussed in the later part of the presentation.

#### Biography

Michel Brillouët joined CEA-LETI in 1999 where he managed a R&D division on silicon microsystems and from 2001 also on silicon microelectronics. He is presently Deputy Director of CEA-LETI in charge of European cooperation including ENIAC.

Prior to joining CEA-LETI, Brillouët worked for 23 years in Centre National des Télécommunications (CNET; France Telecom R&D Center) where he held different positions in microelectronics research, starting with interconnect developments and materials research, and moving to lithography and CMOS process integration and deputy manager of CNET's Pilot Line.

In 1992, he was assigned to the Common R&D Center between STMicroelectronics and France Télécom in Crolles, France, as Process

June 2 – 4, Minatec, Grenoble, France ; http://www.ICICDT.org

Development Division Manager and then Technology Director. He was in charge of all the technology R&D programs for the Crolles site, including CMOS, eDRAM and BiCMOS process and process integration.

Brillouët graduated from Ecole Polytechnique in Paris in 1974 and Telecom Paris in 1976. He has authored many technical publications and made invited talks in different conferences incl. IEDM, IITC...

June 2 – 4, Minatec, Grenoble, France ; http://www.ICICDT.org

### Plenary & Workshop Sessions June 3 – 4, 2008

	<b>June 3, 2008</b>	10:40
8:30 a.m	Opening	Com
9:00 a.m	Keynote : SoC in the post 45nm	Sessi
	era, Dr Uming Ko, TI Senior	10.55
	Fellow, USA	10.55
Session A	Advanced Transistor Structure,	
	Architecture and Process	
Co-Chairs	Don-Won Kim & Arnaud	
	Pouydebasque	11.05
9:50 a.m	Invited Paper: Silicon-On-	11.00
	Nothing (SON) Applications for	
	S Monfroy, E Boouf, D Coronal	11:15
	G Pidel S Denorma T Skotnicki	
	STMicroelectronics France	
10.00 a m	Invited Paner: Fully Depleted	
10.00 <b>u</b> .m	SOI devices for Low Power	
	technologies. O.Favnot: CEA.	
	France	
10:10 a.m	Evaluation of Ultra Thin Body	11.05
	Si-On-ONO (UTB SOONO)	11:25
	<b>Transistors Using Ultra Thin</b>	
	Spacer Technology, Hyun Jun	
	Bae, Sung Hwan Kim, Sung In	
	Hong, Yong Lack Choi, Ho Ju	11.35
	Song , Chang Woo Oh, Dong-Won	11.55
	Kim, Donggun Park, KyungSeok	
	Oh, Won-Seong Lee; Advanced	
	DPA Teem <sup>*</sup> B &D Center	
	Samsung Electronics Co. Korea	
10·20 a m	New Charge Tranning	
10.20 <b>a</b> .m	Phenomena in Recessed-	
	Channel-Array-Transistor	
	(RCAT) after Fowler-Nordheim	Sessi
	Stress, Sung-Young Lee, Se Geun	Co-C
	Park, Samjin Hwang, Jaeeun Jeon,	
	Wonshik Lee; DRAM QA,	10:55
	Samsung Electronics Co., Korea	
10:30 a.m	Use of the p-floating shielding	
	layer for improving electric field	
	concentration of the recessed	
	gate, Sang Jun Hwang, Seung	
	Woo Yu, Jae In Lee*, Ey-Goo	
	Kang', Man Young Sung ;	
	Engineering Korea University	
	Anam-Dong Seongbuk-Gu Seoul	11:05
	136-701 Korea <sup>+</sup> Department of	
	Information Technology Far Fast	
	University, Uemsung-gun Chung-	
	buk 369-851. Korea	
	·	

10:40 a.m	Coffee Break
Session B1	RF & AMS
Co-Chairs	Didier Belot
10:55 a.m	<b>Invited Paper: CMOS SOI</b>
	technology for WPAN.
	Application to 60Ghz LNAs, A
	Siligaris <sup>*</sup> C. Mounet <sup>*</sup> B. Reig <sup>*</sup> P
	Vincent <sup>*</sup> A Michel <sup>+, *</sup> CFA-I FTI
	<sup>+</sup> ANSOFT France
11.05  a m	Invited Denors Sub harmonia
11.05 a.m	CMOS reasivers at Va hand E
	CMOS receivers at Ka-banu, F.
11.17	Sveito; Pavia University, Italy
11:15 a.m	A 0.5 V Area-Efficient
	Transformer Folded-Cascode
	Low-Noise Amplifier in 90 nm
	CMOS, Takao Kihara, Hae-Ju
	Park, Isao Takobe, Fumiaki
	Yamashita, Toshimasa Matsuoka,
	Kenji Taniguchi; Osaka University,
	Japan
11:25 a.m	A Low Power Multi-band
	Selector DLL with Wide-Locking
	Range, Ko-Chi Kuo, Yi-Hsi Hsu:
	National Sun Yat-sen University
	Taiwan
11.35 a m	Design of a Current Steering
11.55 a.m	CMOS D/A Converter with an
	Adaptive Control Switch and a
	Adaptive Control Switch and a
	Novel Layout Technique, Junno
	Woon, Sangnoon Hwang, Daeyoon
	Kim, Heewon Kang, Seungjin Yeo,
	Doobock Lee, Minkyu Song;
	Dongguk University, Korea
Session B2	Low Power
Co-Chairs	Toshinari Takayanagi & Geoffrey
	Yeap
10:55 a.m	Invited Paper: 3D-Structured
	<b>On-Chip Buck Converter for</b>
	Distributed Power Supply
	System in SiPs. Makoto
	Takamiya <sup>*+</sup> . Kohei Onizuka <sup>+</sup> .
	Takayasu Sakurai <sup>+, *</sup> VLSI Design
	and Education Center University
	of Tokyo Japan <sup>+</sup> Institute of
	Industrial Sajanaa University of
	Talua Japan
11:05 c m	IUKYU, Japan Invited Denom A Lesslingd
11.05 a.m	Invited Paper: A Localized
	rower Control Wixing Hopping
	and Super Cut-Off Techniques
	within a GALS NoC, Edith
	Beigne, Fabien Clermidy, Sylvain
	Miermont, Yvain Thonnart,

June 2 – 4, Minatec, Grenoble, France ; http://www.ICICDT.org

11:15 a.m	Alexandre Valentian, Pascal Vivet; CEA-LETI, MINATEC, France Improvement of Power Supply Rejection Ratio of LDO Deteriorated by Reducing Power Consumption, Socheat Heng,		A. Nackaerts <sup>†</sup> , E. Altamirano Sanchez <sup>*</sup> , M. Demand <sup>*</sup> , A. Hikavyy <sup>*</sup> , S. Demuynck <sup>*</sup> , K. Devriendt <sup>*</sup> , F. Bauer+, I. Ferain <sup>*#</sup> , A. Veloso <sup>*</sup> , K. De Meyer <sup>*#</sup> , S. Biesemans <sup>*</sup> , M. Jurczak <sup>*</sup> ; <sup>*</sup> IMEC,
11:25 a.m	Cong-Kha Pham; Department of Electronic Engineering, the University of Electro- Communications, Tokyo, JAPAN An Innovative sub-32nm SRAM Current Sense Amplifier in	2:40 p.m	Belgium, Infineon Technologies, Germany, <sup>#</sup> K.U. Leuven, Belgium, <sup>†</sup> NXP-TSMC Research Center, Heverlee, Belgium Independent-Gate Four- Terminal FinFET SRAM for
	Double-Gate CMOS Insensitive to Process Variations and Transistor Mismatch, Adam Makosiej <sup>*</sup> , Piotr Nasalski <sup>*</sup> , Bastien Giraud <sup>+</sup> , Andrei Vladimirescu <sup>+#</sup> , Amara Amara <sup>+</sup> ; <sup>*</sup> Technical University of Lodz, Poland, <sup>+</sup> ISEP,		Drastic Leakage Current Reduction, Kazuhiko Endo, Shin- ichi O'uchi, Yuki Ishikawa, Yongxun Liu, Takashi Matsukawa, Kunihiro Sakamoto, Meishoku Masahara, Junichi Tsukada, Kenichi Ishii, Eiichi Suzuki;
11:35 a.m	France, "Berkeley Wireless Research Center, USA SRAM Memory Cell Leakage Reduction Design Techniques in 65nm Low Power PD-Sol	2:50 p.m	National Institute of AIST, Japan A Study of LBO Effects in a 40 nm SA-MSCFET, Jyi-Tsong Lin, Yi-Chuen Eng & Shiang-Shi Kang; National Sun Yat-Sen University,
	CMOS, Olivier Thomas , Marc Belleville <sup>*</sup> , Richard Ferrant <sup>+</sup> ; <sup>*</sup> CEA, France– Minatec, Grenoble, France, <sup>+</sup> STMicroelectronics Crolles, France	3:00 p.m	Taiwan A New Edge Termination Technique to Improve Voltage Blocking Capability and Reliability of Field Limiting Ring
11:45 a.m	Which is the Best Dual-Port SRAM in 45-nm Process Technology? – 8T, 10T Single End, and 10T Differential – Hiroki Noguchi <sup>*</sup> , Shunsuke Okumura <sup>*</sup> , Yusuke Iguchi <sup>*</sup> , Hidehiro Fujiwara <sup>*</sup> , Yasuhiro Morita <sup>*</sup> , Koji Nii <sup>*+</sup> , Hiroshi Kawaguchi <sup>*</sup> , Masahiko Yoshimoto <sup>*</sup> ; <sup>*</sup> Kobe University, Japan, <sup>+</sup> Renesas Technology Corporation, Japan	3:10 p.m	for Power Devices, Yo Han Kim <sup>*</sup> , Han Sin Lee <sup>*</sup> , Sin su Kyung <sup>*</sup> , Young Mok Kim <sup>*</sup> , Ey Goo Kang <sup>+</sup> , Man Young Sung <sup>*</sup> ; Korea University, Korea, <sup>+</sup> Far East University, Korea An SOI-based Self-aligned Quasi-SOI MOSFET with II- shaped Semiconductor Conductive Layer, Yi-Chuen Eng, Jyi-Tsong Lin, Shiang-Shi Kang; National Sun Yat-Sen University, Taiwan

### 11:55 a.m Workshops A, B1, B2

12:55 p.m **Lunch** 

Session C1	Advanced Transistor Structure,
	Architecture and Process
Co-chairs	Don-Won Kim & Arnaud
	Pouydebasque
2:30 p.m	Invited Paper: Low-voltage 6T
	FinFET SRAM cell with high
	SNM using HfSiON/TiN gate
	stack, fin widths down to 10nm
	and 30nm gate length
	N. Collaert <sup>*</sup> , K. von Arnim <sup>+</sup> , R.
	Rooyackers <sup>*</sup> , T. Vandeweyer <sup>*</sup> , A.
	Mercha <sup>*</sup> , B. Parvais <sup>*</sup> , L. Witters <sup>*</sup> ,

# Session C2ReliabilityCo-chairsKoji Eriguchi2:30 p.mInvited Paper: Reliability of<br/>Advanced Embedded Non-

	Volatile Memories: The 2T-
	FNFN Device, Guoqiao Tao; NXP,
	The Netherlands
2:40 p.m	Invited Paper: SOI Chip Design
-	and Charging Damage, Terence
	B. Hook; IBM, USA
2:50 p.m	<b>Invited Paper: TDDB and BTI</b>
	<b>Reliabilities of High-k Stacked</b>
	Gate Dielectrics - Impact of
	Initial Traps in High-k Layer,
	Kenji Okada <sup>*</sup> , Hiroyuki Ota <sup>+</sup> ,
	Toshihide Nabatame <sup>+</sup> , Akira

June 2 – 4, Minatec, Grenoble, France ; http://www.ICICDT.org

	Industrial Co., Ltd., <sup>+</sup> MIRAI-
	ASET. Japan, <sup>#</sup> The University of
	Tokyo Japan
3.00  nm	Invited Paner: Reliability Issue
5.00 p.m	for Nono socio CMOS
	IUI IVAIIO-SCALE UIVIUS
	Dielectrics: - From Transistors to
	Product Reliability - From SiON
	to High-K dielectrics -G. Ribes,
	M. Rafik, D. Roy, J.M. Roux; ST
	microelectronics, France
3:10 p.m	Threshold Voltage Shift
	Instability Induced by Plasma
	Charging Damage in MOSFETs
	with High-k Dielectric, K
	Eriguchi <sup>*</sup> M Kamei <sup>*</sup> K Okada <sup>+</sup>
	H Ohta* K Ono* * Kvoto
	Iniversity Japan ±MIDALASET
	University, Japan, TMIKAI-ASET,
2.20	Japan Analysia of Si Salystanta Dar
3:20 p.m	Analysis of Si Substrate Damage
	Induced by Inductively Coupled
	Plasma Reactor with Various
	Superposed Bias Frequencies, Y.
	Nakakubo, A. Matsuda, M. Kamei,
	H. Ohta, K. Eriguchi, K. Ono;
	Kyoto University, Japan
	-
Session D1	RF & AMS
Co-Chairs	Didier Belot
2.20	Invited Paper: Sampled Analog
3:20 p.m	
3:20 p.m	Signal Processing : from
3:20 p.m	Signal Processing : from Software Defined to Software
3:20 p.m	Signal Processing : from Software Defined to Software Radio, Yann Deval; University of
3:20 p.m	Signal Processing : from Software Defined to Software Radio, Yann Deval; University of Bordeaux, France
3:20 p.m	Signal Processing : from Software Defined to Software Radio, Yann Deval; University of Bordeaux, France Low-Power High Precision
3:20 p.m 3:30 p.m	Signal Processing : from Software Defined to Software Radio, Yann Deval; University of Bordeaux, France Low-Power High Precision Integrated Nanostructure with
3:20 p.m 3:30 p.m	Signal Processing : from Software Defined to Software Radio, Yann Deval; University of Bordeaux, France Low-Power High Precision Integrated Nanostructure with Superior-Order Curvature-
3:20 p.m 3:30 p.m	Signal Processing : from Software Defined to Software Radio, Yann Deval; University of Bordeaux, France Low-Power High Precision Integrated Nanostructure with Superior-Order Curvature- Corrected Logarithmic Core
3:30 p.m	Signal Processing : from Software Defined to Software Radio, Yann Deval; University of Bordeaux, France Low-Power High Precision Integrated Nanostructure with Superior-Order Curvature- Corrected Logarithmic Core, Cosmin Pone: LIPP. Pomeric
3:30 p.m	Signal Processing : from Software Defined to Software Radio, Yann Deval; University of Bordeaux, France Low-Power High Precision Integrated Nanostructure with Superior-Order Curvature- Corrected Logarithmic Core, Cosmin Popa; UPB, Romania
3:20 p.m 3:30 p.m 3:40 p.m	Signal Processing : from Software Defined to Software Radio, Yann Deval; University of Bordeaux, France Low-Power High Precision Integrated Nanostructure with Superior-Order Curvature- Corrected Logarithmic Core, Cosmin Popa; UPB, Romania Metal Gate Effects on a 32nm
3:20 p.m 3:30 p.m 3:40 p.m	Signal Processing : from Software Defined to Software Radio, Yann Deval; University of Bordeaux, France Low-Power High Precision Integrated Nanostructure with Superior-Order Curvature- Corrected Logarithmic Core, Cosmin Popa; UPB, Romania Metal Gate Effects on a 32nm Metal Gate Resistor, Thuy Dao,
3:30 p.m 3:40 p.m	Signal Processing : from Software Defined to Software Radio, Yann Deval; University of Bordeaux, France Low-Power High Precision Integrated Nanostructure with Superior-Order Curvature- Corrected Logarithmic Core, Cosmin Popa; UPB, Romania Metal Gate Effects on a 32nm Metal Gate Resistor, Thuy Dao, Ik_Sung Lim, Larry Connell, Dina
3:20 p.m 3:30 p.m 3:40 p.m	Signal Processing : from Software Defined to Software Radio, Yann Deval; University of Bordeaux, France Low-Power High Precision Integrated Nanostructure with Superior-Order Curvature- Corrected Logarithmic Core, Cosmin Popa; UPB, Romania Metal Gate Effects on a 32nm Metal Gate Resistor, Thuy Dao, Ik_Sung Lim, Larry Connell, Dina H. Triyoso, Youngbog Park &
3:30 p.m 3:40 p.m	Signal Processing : from Software Defined to Software Radio, Yann Deval; University of Bordeaux, France Low-Power High Precision Integrated Nanostructure with Superior-Order Curvature- Corrected Logarithmic Core, Cosmin Popa; UPB, Romania Metal Gate Effects on a 32nm Metal Gate Resistor, Thuy Dao, Ik_Sung Lim, Larry Connell, Dina H. Triyoso, Youngbog Park & Charlie Mackenzie; Freescale
3:20 p.m 3:30 p.m 3:40 p.m	Signal Processing : from Software Defined to Software Radio, Yann Deval; University of Bordeaux, France Low-Power High Precision Integrated Nanostructure with Superior-Order Curvature- Corrected Logarithmic Core, Cosmin Popa; UPB, Romania Metal Gate Effects on a 32nm Metal Gate Resistor, Thuy Dao, Ik_Sung Lim, Larry Connell, Dina H. Triyoso, Youngbog Park & Charlie Mackenzie; Freescale Semiconductor, USA
3:20 p.m 3:30 p.m 3:40 p.m	Signal Processing : from Software Defined to Software Radio, Yann Deval; University of Bordeaux, France Low-Power High Precision Integrated Nanostructure with Superior-Order Curvature- Corrected Logarithmic Core, Cosmin Popa; UPB, Romania Metal Gate Effects on a 32nm Metal Gate Resistor, Thuy Dao, Ik_Sung Lim, Larry Connell, Dina H. Triyoso, Youngbog Park & Charlie Mackenzie; Freescale Semiconductor, USA Design of a 6-bit 1GSPS Fully
3:20 p.m 3:30 p.m 3:40 p.m 3:50 p.m	Signal Processing : from Software Defined to Software Radio, Yann Deval; University of Bordeaux, France Low-Power High Precision Integrated Nanostructure with Superior-Order Curvature- Corrected Logarithmic Core, Cosmin Popa; UPB, Romania Metal Gate Effects on a 32nm Metal Gate Resistor, Thuy Dao, Ik_Sung Lim, Larry Connell, Dina H. Triyoso, Youngbog Park & Charlie Mackenzie; Freescale Semiconductor, USA Design of a 6-bit 1GSPS Fully Folded CMOS A/D Converter
3:20 p.m 3:30 p.m 3:40 p.m 3:50 p.m	Signal Processing : from Software Defined to Software Radio, Yann Deval; University of Bordeaux, France Low-Power High Precision Integrated Nanostructure with Superior-Order Curvature- Corrected Logarithmic Core, Cosmin Popa; UPB, Romania Metal Gate Effects on a 32nm Metal Gate Resistor, Thuy Dao, Ik_Sung Lim, Larry Connell, Dina H. Triyoso, Youngbog Park & Charlie Mackenzie; Freescale Semiconductor, USA Design of a 6-bit 1GSPS Fully Folded CMOS A/D Converter For Ultra Wide Band (UWB)
3:20 p.m 3:30 p.m 3:40 p.m 3:50 p.m	Signal Processing : from Software Defined to Software Radio, Yann Deval; University of Bordeaux, France Low-Power High Precision Integrated Nanostructure with Superior-Order Curvature- Corrected Logarithmic Core, Cosmin Popa; UPB, Romania Metal Gate Effects on a 32nm Metal Gate Resistor, Thuy Dao, Ik_Sung Lim, Larry Connell, Dina H. Triyoso, Youngbog Park & Charlie Mackenzie; Freescale Semiconductor, USA Design of a 6-bit 1GSPS Fully Folded CMOS A/D Converter For Ultra Wide Band (UWB) Applications, Doobock Lee
3:20 p.m 3:30 p.m 3:40 p.m 3:50 p.m	Signal Processing : from Software Defined to Software Radio, Yann Deval; University of Bordeaux, France Low-Power High Precision Integrated Nanostructure with Superior-Order Curvature- Corrected Logarithmic Core, Cosmin Popa; UPB, Romania Metal Gate Effects on a 32nm Metal Gate Resistor, Thuy Dao, Ik_Sung Lim, Larry Connell, Dina H. Triyoso, Youngbog Park & Charlie Mackenzie; Freescale Semiconductor, USA Design of a 6-bit 1GSPS Fully Folded CMOS A/D Converter For Ultra Wide Band (UWB) Applications, Doobock Lee, Seungin Yeo, Heewon Kang
3:20 p.m 3:30 p.m 3:40 p.m 3:50 p.m	Signal Processing : from Software Defined to Software Radio, Yann Deval; University of Bordeaux, France Low-Power High Precision Integrated Nanostructure with Superior-Order Curvature- Corrected Logarithmic Core, Cosmin Popa; UPB, Romania Metal Gate Effects on a 32nm Metal Gate Resistor, Thuy Dao, Ik_Sung Lim, Larry Connell, Dina H. Triyoso, Youngbog Park & Charlie Mackenzie; Freescale Semiconductor, USA Design of a 6-bit 1GSPS Fully Folded CMOS A/D Converter For Ultra Wide Band (UWB) Applications, Doobock Lee, Seungjin Yeo, Heewon Kang, Daevoon Kim, Junbo Moon
3:20 p.m 3:30 p.m 3:40 p.m 3:50 p.m	Signal Processing : from Software Defined to Software Radio, Yann Deval; University of Bordeaux, France Low-Power High Precision Integrated Nanostructure with Superior-Order Curvature- Corrected Logarithmic Core, Cosmin Popa; UPB, Romania Metal Gate Effects on a 32nm Metal Gate Resistor, Thuy Dao, Ik_Sung Lim, Larry Connell, Dina H. Triyoso, Youngbog Park & Charlie Mackenzie; Freescale Semiconductor, USA Design of a 6-bit 1GSPS Fully Folded CMOS A/D Converter For Ultra Wide Band (UWB) Applications, Doobock Lee, Seungjin Yeo, Heewon Kang, Daeyoon Kim, Junho Moon, Minkyu Song: Donggylk
3:20 p.m 3:30 p.m 3:40 p.m 3:50 p.m	Signal Processing : from Software Defined to Software Radio, Yann Deval; University of Bordeaux, France Low-Power High Precision Integrated Nanostructure with Superior-Order Curvature- Corrected Logarithmic Core, Cosmin Popa; UPB, Romania Metal Gate Effects on a 32nm Metal Gate Resistor, Thuy Dao, Ik_Sung Lim, Larry Connell, Dina H. Triyoso, Youngbog Park & Charlie Mackenzie; Freescale Semiconductor, USA Design of a 6-bit 1GSPS Fully Folded CMOS A/D Converter For Ultra Wide Band (UWB) Applications, Doobock Lee, Seungjin Yeo, Heewon Kang, Daeyoon Kim, Junho Moon, Minkyu Song; Dongguk
3:20 p.m 3:30 p.m 3:40 p.m 3:50 p.m	Signal Processing : from Software Defined to Software Radio, Yann Deval; University of Bordeaux, France Low-Power High Precision Integrated Nanostructure with Superior-Order Curvature- Corrected Logarithmic Core, Cosmin Popa; UPB, Romania Metal Gate Effects on a 32nm Metal Gate Resistor, Thuy Dao, Ik_Sung Lim, Larry Connell, Dina H. Triyoso, Youngbog Park & Charlie Mackenzie; Freescale Semiconductor, USA Design of a 6-bit 1GSPS Fully Folded CMOS A/D Converter For Ultra Wide Band (UWB) Applications, Doobock Lee, Seungjin Yeo, Heewon Kang, Daeyoon Kim, Junho Moon, Minkyu Song; Dongguk University, Korea
3:20 p.m 3:30 p.m 3:40 p.m 3:50 p.m	Signal Processing : from Software Defined to Software Radio, Yann Deval; University of Bordeaux, France Low-Power High Precision Integrated Nanostructure with Superior-Order Curvature- Corrected Logarithmic Core, Cosmin Popa; UPB, Romania Metal Gate Effects on a 32nm Metal Gate Resistor, Thuy Dao, Ik_Sung Lim, Larry Connell, Dina H. Triyoso, Youngbog Park & Charlie Mackenzie; Freescale Semiconductor, USA Design of a 6-bit 1GSPS Fully Folded CMOS A/D Converter For Ultra Wide Band (UWB) Applications, Doobock Lee, Seungjin Yeo, Heewon Kang, Daeyoon Kim, Junho Moon, Minkyu Song; Dongguk University, Korea An Integrated Class D Audio
3:20 p.m 3:30 p.m 3:40 p.m 3:50 p.m	Signal Processing : from Software Defined to Software Radio, Yann Deval; University of Bordeaux, France Low-Power High Precision Integrated Nanostructure with Superior-Order Curvature- Corrected Logarithmic Core, Cosmin Popa; UPB, Romania Metal Gate Effects on a 32nm Metal Gate Resistor, Thuy Dao, Ik_Sung Lim, Larry Connell, Dina H. Triyoso, Youngbog Park & Charlie Mackenzie; Freescale Semiconductor, USA Design of a 6-bit 1GSPS Fully Folded CMOS A/D Converter For Ultra Wide Band (UWB) Applications, Doobock Lee, Seungjin Yeo, Heewon Kang, Daeyoon Kim, Junho Moon, Minkyu Song; Dongguk University, Korea An Integrated Class D Audio Amplifier based on Sliding Mode
3:20 p.m 3:30 p.m 3:40 p.m 3:50 p.m	Signal Processing : from Software Defined to Software Radio, Yann Deval; University of Bordeaux, France Low-Power High Precision Integrated Nanostructure with Superior-Order Curvature- Corrected Logarithmic Core, Cosmin Popa; UPB, Romania Metal Gate Effects on a 32nm Metal Gate Resistor, Thuy Dao, Ik_Sung Lim, Larry Connell, Dina H. Triyoso, Youngbog Park & Charlie Mackenzie; Freescale Semiconductor, USA Design of a 6-bit 1GSPS Fully Folded CMOS A/D Converter For Ultra Wide Band (UWB) Applications, Doobock Lee, Seungjin Yeo, Heewon Kang, Daeyoon Kim, Junho Moon, Minkyu Song; Dongguk University, Korea An Integrated Class D Audio Amplifier based on Sliding Mode Control, Remy Cellier, Gael
3:20 p.m 3:30 p.m 3:40 p.m 3:50 p.m	Signal Processing : from Software Defined to Software Radio, Yann Deval; University of Bordeaux, France Low-Power High Precision Integrated Nanostructure with Superior-Order Curvature- Corrected Logarithmic Core, Cosmin Popa; UPB, Romania Metal Gate Effects on a 32nm Metal Gate Resistor, Thuy Dao, Ik_Sung Lim, Larry Connell, Dina H. Triyoso, Youngbog Park & Charlie Mackenzie; Freescale Semiconductor, USA Design of a 6-bit 1GSPS Fully Folded CMOS A/D Converter For Ultra Wide Band (UWB) Applications, Doobock Lee, Seungjin Yeo, Heewon Kang, Daeyoon Kim, Junho Moon, Minkyu Song; Dongguk University, Korea An Integrated Class D Audio Amplifier based on Sliding Mode Control, Remy Cellier, Gael Pillonnet, Nacer Abouchi, Monique
3:20 p.m 3:30 p.m 3:40 p.m 3:50 p.m 4:00 p.m	Signal Processing : from Software Defined to Software Radio, Yann Deval; University of Bordeaux, France Low-Power High Precision Integrated Nanostructure with Superior-Order Curvature- Corrected Logarithmic Core, Cosmin Popa; UPB, Romania Metal Gate Effects on a 32nm Metal Gate Resistor, Thuy Dao, Ik_Sung Lim, Larry Connell, Dina H. Triyoso, Youngbog Park & Charlie Mackenzie; Freescale Semiconductor, USA Design of a 6-bit 1GSPS Fully Folded CMOS A/D Converter For Ultra Wide Band (UWB) Applications, Doobock Lee, Seungjin Yeo, Heewon Kang, Daeyoon Kim, Junho Moon, Minkyu Song; Dongguk University, Korea An Integrated Class D Audio Amplifier based on Sliding Mode Control, Remy Cellier, Gael Pillonnet, Nacer Abouchi, Monique Chiollaz; CPE Lyon/INL, France

operational amplifier topologies for a 40MS/s 12-bit pipelined ADC in 0.35µm CMOS, Jose-Angel Diaz-Madrid<sup>\*</sup>, Harald Neubauer<sup>\*</sup>, Gines Domenech-Asensi<sup>+</sup>, Ramon Ruiz<sup>+</sup>; <sup>\*</sup>Fraunhofer IIS ICD-A, Germany, <sup>+</sup>Universidad Politecnica de Cartagena, Spain

Session D2	System Level Technology
	Assessment & Low Power
Co-Chairs	Philippe Royannez & Philip Christie
3:30 p.m	Invited Paper: Virtual Design for
1	Technology Exploration - a
	process design integration
	methodology for a fabless entity -
	, Christopher Chun, Jose Corleto,
	Matt Nowak, Riko Radojcic;
	Qualcomm, USA
3:40 p.m	Invited Paper: Technology
1	development driven by design,
	Semiconductor Belgium NV
	Belgium
3:50  nm	A low nower 12 bit and 30 MS/s
5.50 p.m	A low power 12-bit and 50-1015/5
	pipeline analog to digital
	Eatah Parhi <sup>*</sup> Daniel Dzahini <sup>+</sup> : <sup>*</sup> DSI
	Fleetronics company <sup>+</sup> LPSC
	IN2P3 Université Joseph
	Fourier INDG France
1:00 n m	Sloop Circuit for SDAM Coro
4.00 p.m	with Improved Noise Margin
	Piyash Jain Jitendra Dasani
	A shish Kumar: STMicroelectronics
	Pyt I td Greater Noida India
4·10 n m	Low Power Clocking strategies
4.10 p.m	in Deen Submicron Technologies
	M Samy Hosny <sup>*</sup> Yueijan $Wu^+$
	*SiliconPro Inc. Canada *Nortel
	Networks Canada
4·20 n m	Fnergy Delay Ontimization
4.20 p.m	Methodology for Current-Mode
	Signaling for On-Chin
	Interconnects. Astria Nur
	Irfansvah <sup>*</sup> Saeid Nooshabadi <sup>+</sup>
	Torsten Lehmann <sup>*</sup> · *University of
	New South Wales Australia
	<sup>+</sup> Gwangiu Institute of Science and
	Technology, Korea
4:30 p.m	Coffee Break
Session E	DFM/DFT/DFY/DFR
Co-Chairs	Jason Stinson & Keith Bowman
4:45 p.m	Invited Paper: Overview of DFT
ĩ	Features of the Sun

June 2 – 4, Minatec, Grenoble, France ; http://www.ICICDT.org

	Microsystems Niagara2	Session F	Advanced Memory Devices
	CMP/CMT SPARC Chip, Tom	Co-Chairs	Jan Ackaert & Susumo Shuto
	Ziaja, Murali Gala; Sun	9:20 a.m	Invited Paper: Low-Voltage
	Microsystems, USA,		Limitations and Challenges of
4:55 p.m	Invited Paper: Energy-Efficient		Nano-Scale CMOS LSIs -A
1	and Metastability-Immune		Personal View of Memory
	Timing-Error Detection and		<b>Designer-</b> Kiyoo Itoh <sup>•</sup> Fellow
	<b>Recovery Circuits for Dynamic</b>		Hitachi Japan
	Variation Tolerance, Keith A.	9·30 a m	Invited Paner: New writing
	Bowman, James W. Tschanz, Nam	<i>y</i> o w	mechanism for reliable SONOS
	Sung Kim, Janice C. Lee, Chris B.		embedded memories with thick
	Wilkerson, Shih-Lien L. Lu, Tanav		tunnel oxide. Michiel van Duuren
	Karnik, Vivek K. De: Intel.		Nader Akil Mohamed Boutchich
	Hillsboro, OR, USA		Dušan S. Golubović: NXP-TSMC
5:05 p.m	Process Variability-Induced		Research Center Belgium
- · · · <b>I</b> ·	Timing Failures — A Challenge	9·40 a m	Invited Paner: Read and Write
	in Nanometer CMOS Low-Power	9.10 <b>u</b> .m	Circuit Assist Techniques for
	<b>Design.</b> Xiaonan Zhang. Xiaoliang		Improving Veemin of Dense 6T
	Bai: Oualcomm. USA		SRAM Cell Muhammad M
5:15 p.m	Ring Oscillator Circuit		Khellah Ali Keshavarzi Dinesh
erre piin	Structures for Measurement of		Somasekhar Tanay Karnik Vivek
	Isolated NBTI/PBTI Effects.Jae-		De: Circuits Research Lab. Intel
	Joon Kim <sup>*</sup> , Rahul Rao <sup>*</sup> , Saibal		Corn USA
	Mukhopadhyay+, Ching-Te	9·50 a m	Invited Paner: The Future of
	Chuang <sup>#</sup> : <sup>*</sup> IBM. Yorktown	9.50 u.m	Flash Memory is Floating Gate
	Heights, USA, <sup>+</sup> Georgia Institute of		Technology Doomed to Lose The
	Technology, USA, <sup>#</sup> National		<b>Race?</b> Dirk Wellekens Jan Van
	Chiao-Tung University. Taiwan		Houdt: IMEC Belgium
5:25 p.m	A Comparative Study of	10:00 a m	SONOS Memories with
F	Variability Impact on Static Flip-	10.00 u.m	Embedded Silicon Nanocrystals
	Flop Timing Characteristics, B.		in Nitride by In-situ Deposition
	Rebaud <sup>*</sup> , M. Belleville <sup>*</sup> , C.		Method. Yi-HongWu <sup>*</sup> Tsung-Yu
	Bernard <sup>*</sup> , M. Robert <sup>+</sup> , P. Maurine+,		Chiang <sup>+</sup> Sheng-Hsien Liu <sup>*</sup> Wen-
	N. Azemard+; *CEA-LETI		Luh Yang <sup>*</sup> Tien-Sheng Chao <sup>+</sup>
	MINATEC, France, <sup>+</sup> LIRMM -		Fun-Tat Chin <sup>*</sup> *Feng Chia
	CNRS - Université Montpellier II.		University Taichung Taiwan
	France		<sup>+</sup> National Chiao Tung University
5:35 p.m	Analyzing the Effect of Process		Hsinchu Taiwan
1	Variation to Reduce Parametric	10·10 a m	Temperature-Based Phase
	Yield Loss, H. Ramakrishnan, S.	10110 0.111	Change Memory Model for
	S. Shedabale, G. Russell, A.		Pulsing Scheme Assessment, Yi-
	Yakovlev; Newcastle University,		Bo Liao Jun-Tin Lin Meng-Hsueh
	UK		Chiang: National Ilan University.
			Taiwan
5:45 p.m	Workshops C1, C2, D1, D2, E	10:20 a.m	Ultra-high Bandwidth Memory
6:45 p.m	End of Workshops		with 3D-stacked Emerging
·· · <b>I</b> ·	F		Memory Cells, Keiko Abe <sup>*</sup> , Mihir
8:00 p.m	Gala dinner at Château de la		P. Tendulkar <sup>+</sup> , John R. Jameson <sup>#</sup> ,
	Commanderie		Peter B. Griffin <sup>+</sup> , Kumiko
	Commanderic		Nomura <sup>*</sup> . Shinobu Fujita <sup>*</sup> . Yoshio
	L		Nishi <sup>+</sup> : <sup>*</sup> Toshiba Corporation.
0.00	June 4, 2008		Japan, <sup>+</sup> Stanford University, USA,
8:30 a.m	Keynote : Synergy between		<sup>#</sup> Santa Clara University
	design and process: a key		, s
	differentiator in the evolving	Session G	Advanced Materials
	microelectronic landscape,	Co-Chairs	Chadwin Young
	Michel Brillouët; CEA-LETI	10:30 a.m	Invited Paper:
	Deputy Manager, France		Transconductance Enhancement
			of Si Nanowire Transistors By

June 2 – 4, Minatec, Grenoble, France ; http://www.ICICDT.org

10:40 a.m 10:50 a.m	Oxide-Induced Strain, A. Seike <sup>*</sup> , T. Tange <sup>*</sup> , I. Sano <sup>*</sup> , Y. Sugiura <sup>*</sup> , I. Tsuchida <sup>*</sup> , H. Ohta <sup>*</sup> , T. Watanabe <sup>*</sup> , D. Kosemura <sup>+</sup> , A. Ogura <sup>+</sup> , I. Ohdomari <sup>*</sup> ; <sup>*</sup> Waseda University, Japan, <sup>†</sup> Meiji University, Japan A new analytical model for predicting SWCNT band-gap from geometrical properties Karim El Shabrawy, Koushik Maharatna, Darren M Bagnall, Bashir M Al-Hashimi; ECS Southampton University, UK FPGA design based Implementation of ICA algorithm for real time Blind	12:05 p.m	Zampaolo <sup>#</sup> , J. Borel <sup>†</sup> ; <sup>*</sup> Aix- Marseille University, CNRS and IM2NP, France, <sup>+</sup> STMicroelectronics, France, <sup>†</sup> ISM, CEA-CNRS, France, <sup>†</sup> JB R&D, France, <sup>°</sup> University Institute of France (IUF), France, <sup>•</sup> ASTEP platform, France <b>Traces of Errors due to Single</b> <b>Ion in Floating Gate Memories</b> G.Cellere <sup>*</sup> , A. Paccagnella <sup>*</sup> , A. Visconti <sup>+</sup> , M. Bonanomi <sup>+</sup> , R. Harboe-Sørensen <sup>#</sup> , A. Virtanen <sup>†</sup> ; <sup>*</sup> Univ. Padova, Italy, <sup>+</sup> STMicroelectronics, Italy, <sup>#</sup> European Space Agency, ESTEC,
	Signal Separation, M. Ounas <sup>*</sup> , R.Touhami <sup>*</sup> , S.Chitroub <sup>*</sup> ,		Netherlands, <sup>†</sup> University of Jyväskylä, Finland
	M.C.E. Yagoub; USIHB University, Algeria, <sup>+</sup> School of Information Technology and	12:15 p.m	Workshops F, G, H
11:00 a.m	Engineering, Canada Probabilistic Modeling of	1:15 p.m	Lunch
	<b>Nanoscale Adder,</b> Xiaojun Lu <sup>*</sup> , Jianping Li <sup>*</sup> , Guowu Yang <sup>*</sup> ,	Session I	SoC/MPSoC/SIP, IC & Platform Design & Process
	Xiaovu Song <sup>+, *</sup> University of	a at i	Fuijorm Design & Frocess
	Electronic Science and	Co-Chairs	Aurangzeb Khan & Dac Pham
	Technic Science and	2:20 p.m	Invited Paper: 3D Contactless
	Technology, China, Portland State		Communication for IC Design.
	University, Oregon, USA		Roberto Canegallo <sup>*</sup> Luca
11:10 a.m	A model for calculations of		Ciacanalli <sup>*</sup> Endering Natali <sup>+</sup>
	effective ion charges in		Ciccarelli, Federico Natali,
	microsinguit interconnects Torial		Alberto Fazzi <sup>+</sup> , Roberto Guerrieri+,
	microcircuit interconnects, Tariei		Pierluigi Rolandi <sup>*</sup> ;
	Makhviladze, Mikhail Sarychev,		*STMicroelectronics Central CAD
	Yuri Zhitnikov; Institute of Physics		and Design Solutions, Italy
	and Technology, Russian		
	Federation		ARCES-University of Bologna,
	redefation		Italy
		2:30 p.m	Integration of SAW Filters, Tarak
11:20 a.m	Coffee Break	··· · I ·	Hdiji Hassene Mnif Mourad
			Leuleu: Notional Engineering
Session H	Soft From Rate		
			School of Sfax, Tunisia
Co-Chairs	Giorgio Cellere & Jean-Luc Autran	2:40 p.m	Invited Paper: Dynamic
11:35 a.m	Invited Paper: Building a		Measurement of Critical-Path
	<b>Reliable Internet Core Using Soft</b>		<b>Timing</b> , Alan I Drake <sup>*</sup> Robert M
	Error Prone Electronics. Allan L		Senger Harmander Singh <sup>+</sup> Gary
	Silburt Adrian Evans Ana		D Compartan <sup>*</sup> Norman K Lanas <sup>*</sup>
	Durch alag Shi Lig War, Dar		D. Carpenter , Norman K. James ;
	Burgnelea, Sni-Jie wen, Kon		IBM Austin Research Lab, USA
	Norrish, Dean Hogle; Cisco		<sup>+</sup> AMD, USA
	Systems, USA	2:50 p.m	Invited Paper: Kev
11:45 a.m	Invited Paper: Trends in DRAM	1	Considerations Given to the
	Soft Error Rates and Future		Design of a Next Concretion
	Testing Requirements (		
	Sloumon: Sun Microsystems IICA		wind-core Communications
11.77	Siayman, Sun Microsystems, USA		Platform, Dac Pham; Freescale
11:55 a.m			
	Real-Time Neutron and Alpha		Semiconductor, USA
	Real-Time Neutron and Alpha Soft-Error Rate Testing of	3:00 p.m	Invited Paper: On-Chip Circuit
	Real-Time Neutron and Alpha Soft-Error Rate Testing of CMOS 130nm SRAM: Altitude	3:00 p.m	Semiconductor, USA Invited Paper: On-Chip Circuit for Measuring litter and Skew
	Real-Time Neutron and Alpha Soft-Error Rate Testing of CMOS 130nm SRAM: Altitude versus Underground	3:00 p.m	Invited Paper: On-Chip Circuit for Measuring Jitter and Skew
	Real-Time Neutron and Alpha Soft-Error Rate Testing of CMOS 130nm SRAM: Altitude versus Underground Measurements LL Autron <sup>*</sup> D	3:00 p.m	Invited Paper: On-Chip Circuit for Measuring Jitter and Skew with Picosecond Resolution, K. A
	Real-Time Neutron and Alpha Soft-Error Rate Testing of CMOS 130nm SRAM: Altitude versus Underground Measurements, J.L. Autran <sup>*0</sup> , P.	3:00 p.m	<b>Invited Paper: On-Chip Circuit</b> for Measuring Jitter and Skew with Picosecond Resolution, K. A Jenkins <sup>*</sup> , Z. Xu <sup>+</sup> , A.P. Jose <sup>+</sup> , K.L.
	Real-Time Neutron and Alpha Soft-Error Rate Testing of CMOS 130nm SRAM: Altitude versus Underground Measurements, J.L. Autran <sup>*0</sup> , P. Roche <sup>+</sup> , S. Sauze <sup>*</sup> , G. Gasiot <sup>+</sup> , D.	3:00 p.m	<b>Invited Paper: On-Chip Circuit</b> <b>for Measuring Jitter and Skew</b> <b>with Picosecond Resolution,</b> K. A Jenkins <sup>*</sup> , Z. Xu <sup>+</sup> , A.P. Jose <sup>+</sup> , K.L. Shepard <sup>+</sup> ; <sup>*</sup> IBM USA, +Columbia

June 2 – 4, Minatec, Grenoble, France ; http://www.ICICDT.org

	University, USA	Session K	CAD
		Co-Chairs	Ruchir Puri
Session J	Emerging Technology	4:25 p.m	A Generic Method for
Co-Chairs	Simon Deleonibus & Dao Thuy		Variability Analysis of Nanoscale
3:10 p.m	Invited Paper: New State		Circuits, Saibal Mukhopadhyay;
	Variable Device Opportunities		Georgia Institute of Technology,
	for Beyond CMOS: A System		USA
	<b>Perspective</b> , Victor V. Zhirnov <sup>*</sup> ,	4:35 p.m	Stochastic Analysis for Crosstalk
	Ralph K. Cavin <sup>*</sup> , and George I.		Noise of Coupled interconnects
	Bourianoff <sup>+</sup> ; *Semiconductor		with Process Variations, Xin Li,
	Research Corporation, USA, <sup>+</sup> Intel		Janet M. Wang <sup>+</sup> , Weiqing Tang <sup>#</sup> ,
	Corporation, USA		Huizhong Wu; Nanjing
3:20 p.m	Invited Paper: 3D Multichannels		University of Science and
	and stacked nanowires		Technology, China, <sup>+</sup> University of
	Technologies for New Design		Arizona, USA, <sup>#</sup> Institute of
	opportunities in Nanoelectronics,		Computing Technology of Chinese
	T. Ernst, E. Bernard, C. Dupré,		Academy of Sciences, China
	A. Hubert, S. Bécu, B.	4:45 p.m	A Novel Moment-Based
	Guillaumot', O. Rozeau , O.		Methodology For Accurate And
	Thomas, P. Coronel', JM.		Efficient Static Timing Analysis,
	Hartmann, C. Vizioz, N. Vulliet',		Ahmed Shebaita, Dusan
	O. Faynot, T. Skotnicki, S.		Petranovic', Yehea Ismail;
	Deleonibus ; CEA-LETI, Minatec,		Northwestern University, USA,
	France, STMicroelectronics,	4.55	Mentor Graphics, USA
2.20	France	4:55 p.m	How Does Inversed Temperature
3:30 p.m	Invited Paper: Device		Dependence Affect Timing Sign-
	Architectures based on		off, Sean H. Wu , Alexander $T + H = \frac{1}{2} H = \frac{1}{2} H$
	Graphene Channels, M. Baus,		letelbaum, LI-C. Wang; LSI
	1.J. Echtermeyer, B.N. Szafranek,		Corporation, USA, University of
	M.C. Lemme, H. Kurz; AMO	5.05	California Santa Barbara, USA
2.10	GmoH, Germany	5:05 p.m	Statistical Leakage Modeling in
5.40 p.m	A simple compact model to		CWOS Logic Gates Considering
	analyze the impact of damstic		D'A gogting <sup>*</sup> Dhilippo Eletrogeo <sup>*</sup>
	and quasi-ballistic transport on		Edith Deigne <sup>+</sup> Mare Polloville <sup>+</sup> :
	Martinia <sup>*+</sup> G. Le Carvel <sup>*</sup> D.		*STMicroelectronics Crolles
	Munteonu <sup>+</sup> M A Joud II		ETM/DAIS <sup>+</sup> CEA LETL Granoble
	Autron <sup>+#</sup> : *CEA LETI MINATEC		MINATEC
	France <sup>+</sup> IM2NIP CNRS France	5.15 n m	NillvATEC Design of ST planar integrated
	<sup>#</sup> Institut Universitaire de France	5.15 p.m	inductors based on Infiniscele
	(ILIE) Paris France		<b>Flow</b> A Noiré <sup>*</sup> S Bergeon <sup>+</sup> A
3.50 n m	A 3-Tier 3-D FD-SOI SRAM		Olliver <sup>*</sup> V Courant <sup>+.</sup>
5.50 p.m	Macro Aamir Zia Philin Iacob		*STMicroelectronics France
	Russell P Kraft John F		<sup>+</sup> Infiniscale France
	McDonald: Rensselaer Polytechnic		Infiniseure, Tranee
	Institute USA	5.25 p m	Workshons I. J. K
4·00 p m	3D CMOS Integration:	6:25 p.m	Closing Remarks
noo piin	Introduction of Dynamic	6:30 p.m	Adjourn
	coupling and Application to	0.50 p.m	rujourn
	Compact and Robust 4T SRAM.		
	P.Batude <sup>*</sup> , MA.Jaud <sup>*</sup>		
	O.Thomas <sup>*</sup> , L.Clavelier <sup>*</sup> .		
	A.Pouydebasque <sup>*</sup> , M.Vinet <sup>*</sup> .		
	S.Deleonibus <sup>*</sup> , A.Amara <sup>+</sup> :		
	*CEA/LETI-MINATEC, France		
	<sup>+</sup> ISEP, France		
	,		

**Coffee Break** 4:10 p.m

Commons Select Committee. Treasury Sub-Committee. Mel Stride MP elected Chair. Election of Select Committee Chairs. How will Select Committees be re-appointed? Watch/Listen. Video: How do House of Commons Select Committees work? Footer links. A-Z index.